This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

(11) 巴工匠井井市(ノア)

····公開特許公報 (A)

(1)10万二年公司 6 年

特開平8-125066 ((3)2KB #REE (1996) SA17B

COTHE CL.

互制记号 疗内复理器号

F I

压的表示电影

HOIT 13/15

13/11

A 6921-4E

HOIL 23/12

君皇世末 永及太 非法項の包4 FD (全7夏)

(11) 出血各等

MM#6-284536

(11) 比爾日

平成6年(1994)10月26日

(71) 此無人 000002897

大日本印制器式会社

克莱兹斯库区市省加坡町一丁章 1 章 1 号

(72)兄务年 八木 写

京东位新度区市省位文约一个8.18.19

大日本印制品式会社內

(72)兒明君 森田 進華

京京都新建区市省北京町一丁县 1 年 1 号


大日本印刷的区全世界


(7()代智人 分配士 小苔 炸头

(34) 【見明の名称】推取対止型率高体以配とそれに思いられるリードフレーム。及び推取対止型率媒体気流の収差方法

(51) (夏約)

【目的】 又なる智度対止数率減休表慮の本意欲化、本級能化が求められている中、辛選体を選バッケージサイズにおけるテップの占有をを上げ、年後体を置の小型化に対応させ、供給に収集のTSOP等の小型パッケージに開発であった支なる多ピン化を実装した複数例止置率等依据程を提供する。





(以ごけぶらと区)

。 (按求項1) 生果化生子の石子外の匠に 二番化生子 の菓子と見気的には着てさたのの内を見されている。ままは 菓子の菓子町の匠へ正文してた思へと向くた底回算への 住民のための外部電子部と、心記内部電子製と外数電子 却とも連絡する状況リードボとモーはとしたリード車も **技能器、地域は早初層を介して、世間してはけており、** 且つ、回路基底等への大名のための年田からなる方式会 低を利記はなのをリードの外記は子郎に連ねさせ、少な 縁に有出させて思けていることも外元とてる世界月止草 丰满年2五.

【建水保2) - 建水保1において、半温は菓子の菓子は 半級体を子の双子匠の一分の辺の耳中心を禁止にそって 配置されており、リードがはな女の様子を乗りように対 肉し肉は一対の辺にないなけられていることを特度とて 6份路封止型中运体负责。

【雑求項3】 を選集を子のロチと電気的にお果てった のの内部以子部と、外部区別とは尺寸るための方式及子 部と、 収記内収益子郎と外世は子郎とモ連及する性原り、10 ード部とを一体とし、はガ紅塩子針を、住民リード型を かして、 リードフレームをから世史する一方向側に会出 をせ、対向し先は部内士で選は都を介しては成する一対 7内部電子包をなななけており、点つ、 3月目電子目の 今朝で、 迂飛リード部と並ねし、一年として全年を保持 『る外轮包を立けていることを料むとするリードフレー

【錦水塩4】 半さは気子の菓子供の節に、半温は魚子 1 菓子と考点的に基礎するための内医菓子群と、年頃は 子の選子街の面へ産交してかぶへと向くか配包装への 10 親のための外収以下部と、収収内記録子製と外配量子 と毛型なするは成り一ドダとモー体とした方面のリー 部とを、始級性単れなそかして、区をして及けてお . 旦つ. 医部基氏はへの異なのためのキ田からならか 竜鷹を収記技数のもリードの力を以子供に連絡をせ、 なくとも内定年田からなる外部収益の一部は智慧部よ 外部に高出させて及けている岩原対止型平道弁を置の **見万差であって、少なくとも、(A)エッテングDI** で、単帯体数子の電子と電気的に応義するための内容 予禁と、外部回答と住款するための外部電子部と、収 (4) 7部競子部と外口は子的とも正常する技术リード的と 一体とし、双外製菓子製モ、び戻り一ド駅モ介して、 - ドフレーム面から世交すら一方向れに京出させ、ガ - 先級部院 土で返却部モ介して世界する一対の内閣は 『を複数なけており、且つ、それ以来予配の方象で、 !リード群と連絡し、一年として文斥を卒みてらかか 及けているリードフレームモルヤナる工せ、(B) (リードフレームの外製粒子書例でない節(産品)に :好を設け、打ちはき食型により、対向する内質電子

けられた地界リスを用ちばで、リートフレームの打ちば かれた武分がキゼロネテの第三部にくるようにして、兵 記録者はもかして、リートフレーム2mをことは至子へ なむてろ工せ。 (C) リードフレームの丸や果モをむ不 質の配分を打ちばさま型によりの飲料品でも工程。

(D) 半温は黒子の電子部と、切断を力で、ドロはまデ へ信引された内包は千郎の先は蛇ともワイナボンディン グしたほに、形理によりた変異子似在のみもために真出 コヴァマルを封止する工程。 (E) おおかりにの出した ー くとも約22年日からならかれも任の一部に年間ピよりが、10、ガロ和子製匠に年田からならが都見落を作動する工作。 とそるひことも中国とても存在を止むするなどはのなる 万亿.

(発明の打雑な広報)

100011

【蔵房上の利用分割】本民県は、平温なま子をなれてる 御庭針正数の中点な象徴(プラステックパッケージ)に 異し、共に、実は正成を向上させ、立つ、多ピン化に方 応てもうずは存ま置とその料止方在に尽てる。

[0002] 【従来のほぼ】近年、平謀な状念は、不具性化、小型化 住所の進歩と電子推設の条性軟化と見得肥小化の傾向 (角皮) から、LSIのASICに代表されるように、 まずます本葉化化、本総貨化になってきている。これに はい。リードフレームを無いた対止型の4年4年22プラ ステックパッケージにおいても、その庶兄のトレンド M. SOJ (Small Outline)-Lead ed Package) PQFP (Quad Flat P.* <FFEE)のような意思実装型のパッケージモ 権で、TSOP (Tin Small Outline Package) の以及による荷型化モ王はとしたパ ッケージの小型化へ、さらにはパッケージ内側の3次元 化によるチップを約30年由上を書めとしたLOC (Le ad On Chip) の鉄造へと建康してでた。しか

し、御祭封止型中級体制度パッケージには、本意技化、 黒色鏡化とともに、 更に一層の多ピン化、荷型化、小型 たが求めらており、上記復乗のパッケージにおいてもテ ップ九歳部分のリードの引き住しがあるため、パッナー ジの小型化に離界が見えてせた。また、TSOPBの小 タパッケージにおいては、リードの引き回し、ピンピッ テから多ピン化に対しても異れが見えてまた。

【免職が解決しようとする益素】 上記のように、笑なる 我自針正型平点共享後の富泉は化、存在以化がぶのられ ており、家庭到止室半端は名世パッケージの一層の多ど ン化、厚製化、小型化が求められている。本見明は、こ のような状況のもと、年出兵名量パッケージサイズにお けるテップの占有工を上げ、中は日本区の小型化に対応 させ、国務基底への大量無限も毛杖ででも、855。 国共 士を接続する遺秘部とび連及部に対応する収象に立っは、申請作品区を投票しようとするものである。また、原理 高低への実験を収を向上させることができる年度別止型

に世界の下SOPSの小型パッケージに困覚であった更 なる多ピン化も実現しようとするものである。 100041

1

【ほ話を展表するための手段】 本見紙の複雑対止要する 体製屋は、年間は京子の世子側の面に、年間は京子の第 子と写象的に暴跌するための内部是子部と、半進は妻子 の以子割の面へは欠してガロへと向くガロ巨対への意味 のための外部被子群と、前記内部電子群と外部電子群と モ盗者する技式リード似とモー体とした订良のリード部 とで、絶跡は草材度を介して、数草して広けており、直 つ。色質基度与への皮質のための半田からなる方式を感 を刷記さなのをリードの外側以子側に重視させ、少なく とも氏記年田からなるの食を包の一部は保証をよりの部 に異出させて立りていることを共産とするものである。 南、上記において、内容電子質と力を電子包とモーなと した双弦のリード部の配列を中枢を基子の電子創版上に 二次元的に配列し、カ邦党会群も平田ボールにて足点で SEEELDBCA (Ball Crid Arra ソ) タイプの形容別比型半端は基準とすることもでき

【0005】そして、上記において、本葉は京子の電子 は李延弁忠子の唯子節の一対の辺の耳中心を禁止にそっ て配慮されており、リード部は営食の菓子を決むように 対例しれ記一対の辺に沿い並けられていることも共産と するものである。また、ま食明のリードフレームは、獣 羅針止取半端体系を用のリードフレームであって、半端 体菓子の菓子と電気的に基立するための内包菓子似と、 外部団背と目標するための外部電子型と、表記内型電子 部と外部は予節とも近はするななリードなとも一体と レーム部から観交する一方向側に交出させ、水内し充著 製剤士で連絡部を介して提及する一対の内部位子師を及 放放けており、息つ、6万里電子部の方向で、ほ故リー ド部と遅暮し、一年として全井を保持する方の部を設け ていることも共産とするものである。点、上足リードフ レームにおいて、六郎地子郎と力部場子部とそれを重ね する弦波リード部とモー体とした最みを弦をリードフレ 一ム部に二次元的に配列するしてお成することによりB GA (Ball Grid Array) 9470ED 対止型平端作業産業のリードフレームとすることもでき、18 8.

【〇〇〇6】本党県の旅路計止収率署体収益の製造方法 は、中部作品子の粒子供の質に、中級作品子の菓子とな 気的に発酵するための内部菓子部と、中国な菓子の菓子 似の暗へ区交してお思へと向くお話包基への日式のため の外部院子部と、以記内部原子等と外部院子部とも基体 する後載リード部とモー你とした常息のリード部とモ、 絶難性者料度を介して、数率して設けており、立つ、値 発基性等への実宝のためのキ田からなるが正常ほそ女之 理性の各リードのガユ双子型に行口させ、 ルカノンナル

足も色からならればで低の一個に変ないようではいねと させて低けている飲料料止気を選択を集の料え方はです って、少なくとも。 (A) エッチング灰まにて、米 歳 k ま子の本子と名気的にはMTろための内部電子 ひと、カ 銀匠禁と見及するための外部双子原と、 和足内部数子部 とれれ成子訳とも遅れてる方だりード記とを一体とし、 はお鮮森子郎を、耳及リード就を介して、 リードフレー ム配から正文する一万向的に兵士でせ、 八向し 元章 駅内 まて名具貫毛介しては戻する一月の内尼双子 打モお丘 賞 けており、直つ、ものを菓子包のお酌で、 はポリート 郎 と遅易し、一体として全体を保持する力や死を立けてい ろりードフレームモかおてる工士。(8) 収足リードフ レームの外部は子部側でない節(灰色) に 地名 なぞれ け、打ちはも会型により、対向する内閣総子部開士を放 数する温森部と試置はまに対応する位置に立けられた地 中央と七月ちはを、リードフレームの月ちはかれた部分 が申認は単子の電子をにくるようにして、食品は多材を 介して、リードフレーム全体を半端は黒子へ原数する工 権。(C)リードフレームの力や昆モさむ不要の部分モ 打ち女を全型により切断終生する工程。(D) 手端体験 子の菓子乳と、切断されて、土壌は黒子へは載された内 紅曜子似の元章郎とモワイヤボンデイングした 比に、 何 雄によりが思絡子が左のみそが禁に意比させて全体を封 止する工程。(E) 数記がおに常出したが記録子配託に 辛田からなうが悪鬼をもかねする工程。 とそさ ひことそ 特殊とするものである。

(0007)

【作用】本見明の祝草好止気中導作名庫は、上記のよう な状成にすることにより、半年は女団パッケージサイズ し、はお記憶守男モ、接触リード部を介して、リードラ 30 におけるチップの占本来モ上げ、中裏住を産の小型化に 対応できるものとしている。かち、半年井女皇の田牧基 近への食息を住を征託し、密集高度への食品を反の向上 を可能としている。かしくは、共産電子製、外産電子製 とモー作とした社会のリード賞を中華体象子間に始後後 らっぱ マガして部定し、 似記れ名籍子部に 平田 からなる 外部電腦部を延祥させていることより、本屋の小型化モ 並成している。そして、上記の思からなる外部電域部 を、中枢作業子部に以不行なるで二次元的に記れてるこ とにより、マスタを置の多ピン化も可能としている。 ホ 日からなるガダを見越モキ包ボールとし、二次元的には 外部電極部を配押した場合には30人タイプとなり、 中 後年基屋のチビン化にも対応できる。また、上記におい て、中華女の子の菓子が申请女の子の菓子店の一分の辺 の時中心部界上にそって配包され、リード部に発生の総 子を美ひように対向しれ足一分の辺に沿い並けられてお り、底準な状態とし、意思性に激した状態としている。 本見朝のリードフレームは、上足のような映成に 下るこ とにより、上記祭祭料止型半年を禁収の影響も可能とす ろものであるが、進まのリードフレームと異なのエッチ

上的工作者。 二月四月世廿日止至丰西北岩在日本北方出 は、上記リードフレームを思いて、リートフレームの丸 武武子起刺(でない面(五面)に見得れを広げ、行ち止き **金型により、対向する内部は子が向まも様だする選及は** とは連絡的に対応する位置に合けられた地質はどを打ち はき、リードフレームの打ちはかれた部分が半端は菓子 の漢字単にくろようにして、真記技量材を介して、リー ドフレーム全体モビ軍は五子へは虹し、リードフレーム の外や肌を含む不易の配分を打ちはを企業により切断性 去することにより、内部で子とガロ母子を一年とした**は**。 うも多葉キボルス富上に石むした。ご見味の、ギボは果 最の小型化が可能な、且つ、多ピン化が可能な網路対比 型半温化基屋の作品を可能としている。 100081

【実施例】本党時の世段封止型半年年基度の実施例を以 下、回にそって攻勢する。回1(3)は本文を代表な計 止型牛薬は冬星の紙を煮は区であり、BD((b) は食器 の司法をである。回1中、100に形裂打止を本文は以 度。101は中華は無子、102はリード点、102A 位内部双子型。102B以外包成子型。102C以及数 10 リード部、101Aは双子郎 (パッド耳) 、103ほつ イヤ、104は地球は常村、105に世界間、106は 半田(ペースト)からなるのなる低である。 本実友的旨 野野止型半級体盤症は、最近するリードフレームを飛い たもので、内部は子部102人、外部は子郎1028モ 一体としたし不型のリード郎!02 そ多数年退休至午1 0.1上に地球推奨は1.0 くそかして存載し、狙つ、が無 数子割1028先にサ田からなるのは尾種を製造群10 5 より丸包へ突出させて設けた。パッケージを住が料率 選件事業の面接に得当する形質打止型キギは基金であ り。回知品紙へ店費される点には、半田(ペースト)も なな。 色化して、カジミ子系 1 0 2 B かみまを見と考集 的比较级之九名。本文范内家政制业发生条件包置过,因 1(b)に示すように、半点はま子101の粒子盤(パ ッド部)101人は年曜年ま子の中心はしはぞろれ向し て2日づつ、中心無しに行って記載されており、リード 異1026、内部電子部102人が収記電子器(パッド 益) に移った位置に半部株象子(0)の節の方向に中心 すを放み対向するように収載されている。 力配度予配) 0.2.8は内部電子図1.0.2.人から放成リード部1.0.2.C を介して利力で位位し、ほぼするな名子の創意をでに意 (0 - た位置で半導体エ千面に位欠する方向に、作成リード 102CがL下に金がり、お鼠母子是1028はその先 *に位置し、年底年息子の缶に平方な岳方内で一次元約 :紀列をしている。かち、中心はしも挟みて孔のの針紋 ¹暦1028の配列を扱けている。そして、8カビ以子 『仁蓮越させ、年田(ペースト)からならの江北岳10 ・毛朝政制105よりが目に立出させて及けている。 1. 純純原産料104としては、100ヵm歩のボリイ

F系の熱可型性所を取出M 1 2 2 C(B立作成株区) 10

**:

と奪いる思いたが、何には、シリコン夫兵ホリイミ ドリ TA1715(Gをペークライトは長金世)や単原化学 度多见HC52C0(巴州氨基医式金儿口型) 不可可证 げられる。上花実を角では、 4田ペーストからなる力量 **見低であるが、この気分は平田ボールに代えてしまい。** 高、本文見外を設計止数率減作之数は、上足のように、 パッケージをなが数半点な名のの正体に発音する。心は 的に小型化されたパッケージであるが、食み方向につい ても、私)。 0 元 而歩以下にすることができ、 足型 し向 10 外に達成できるものである。本文為来においては九郎な 甚まも、平点弁妻子の双子墓(パッド名)に知い2我に 紀月したが、本語は京子の菓子の位在も二次元的に記念 し、元郎ホ子郎と介部は千貫との一体となった見みモ政 4、年祖は京子の位子を制に二次元的に紀外して存む十 ることにより、本点は菓子の、一種の多ピン化に十分対 ETES.

【0009】 広いて、本見県のリードフレームの玄英郎 を思げ、名にもとづいて武勢する。 本共場外リードフレ 一上は、上尺天路兵半は女名はに思いられたものであ る。B2に実施例リードフレームの年間BE京でもの で、割2中、200はリードフレーム、201は六年之 子鄉。2021年外都第千部、2031年最リード部、2 0.4 は登録器、2.0.5 は外や部である。リードフレーム は428全(Ni42%のFc8金)からなり、リード フレームのなさは、内部双子部のある程式的です。 0.5 mm、力量は千年のある原来をでり、 2 mmである。内 部級子部の対向する先輩部員士を選起する運場部205 も河南 (O. 05mm年) に足式されており、ほどする 本基件状況を作款する無の打ちなき金型にて打ちなきし まい製造となっている。 本実元何では万里和子供202 は九状であるが、これに産業はされない。また。リード フレームま材として42合金を思いたがこれに発定され ない。展示さまでも良い。

【0010】 次に、上記言第六リードフレームの製造方 及も聞を思いて原本に改明する。都々は本実長例リード フレームを製造した工程を示したものである。先ず、4 2 音乗 (N | 4 2 米のFe音魚) からなる。 屋 2 0 . 2 mmのリードフレーム意賞300を印象し、低の尚都を 飲食等を行い合くの外処理した(即文(a)) 技。リー ドフレール里似300の展表に終れれのレジスト301 モ虫ボレ、ないした。(回3(b))。

よいて、リードフレーム 無は 3 0 0 の(無圧から所定のパ ナーン延毛用いてレジスト の糸毛の肌分のみに収光を行 った後、秋章蛇をし、レジストパナーン301人をお成 LA. (D) (c))

典レジストとでしば食素原化を収金社会のネガ製品状レ ジスト (PMERレジスト) も世界した。 次いで、レジ ストパターン301Aを創業製造家として、57~c. 4.8 ボーメのぜた第二数 水母 単にて、 リードフレーム 虫 料300の無値からスプレイエッテングして、力力をは

の本面区が図でに示されるリートフレームもはなした (23 (c)). 62 (b) 04. 620A) - A2E おける似面なてある。このほ、レジストを水皿したほ。 肌性処理を取したは、 原定の世界(内部位子配分を含む 揮成)のみにまメッキを見を行った。(配3(e)) 曲、上記リードフレームの製造工技においては、図 2 (b) に示すように、なた部とはためも形成するため、 ガ 配量子だれ変数からのエッチング (定台) を多く行 い、反対症的からは少なのにエッチング (自社) モ行っ た。また、セメッキに代え、ダメッチやパラジウムメッ 10 キでも長い。上記のリードフレームの登込方法は、1ヶ の半点は久宝を作録するために必要なリードフレーム! グの製造方法であるが、油木は生食性の色から、リード フレール年 はモエッテングのエナもは、 即2にボナリー ドフレームを収集機器付けした状態で作製し、上記の工 姓を行う。この場合は、図2に示す外幹部205の一郎 に連邦する仲林(都示していない) モリードフレームの が何に立けて何わけせせとする。

【0011】本に、上足のようにして作型されたリード フレームを吊いた。本見紙の指揮対止型半端は京臣の数(18) 型半端は装置の成果を可能としたものである。 造方はの実施的を際にそって放析する。図4は、よ実施 劉禄蘇封止型中等は富富の製造工性を示すものである。 即3に糸すようにして存在されたリードフレーム400 の外部電子部402形成器(左面)と対向する意思に、 ポリイミド系無限化型の発量な習材(ナーブ)401 (日立化成株式会社製、HM122C) を、400° C. 6 Kg/m' で1. 0 か充圧をして貼りつけた (図 4(a))。この状態の平面回を回ろに示す。この後月 5年を企型405A、405Bにて(図4(b))、対 南丁省内部港子県の先は属を選結する選及第403と、)(その部分の此は注意は(テープ) 401とそりちはい t. (#4 (c))

大いて、ガロ门ちはとおよび圧者用を置くりも人。40 6 含を柔い、外の個404を含む不質の配分を切り起す (数4(d)) と広時に、延祉性を以404を介して4 将体展中407上にリード部408の急圧早を行った。 (#4 (a))

尚。この数4(d)に糸十、ほぼリードと延延してリー ドフレーム全体を文人でいるのだお204を含む不量の 部分を切り舞しは、世界対止した社に行っても良い。こ 18 の場合には、追求の単層リードフレームを思いたQFP パッケージギのようにダムバー (BRしていない) モゴ けると思い。リードガモ10モ=単年菓子モ11へ存在 した後、ワイヤーもしゅにより、およはま子のは子(パ 7 F) 411ACU-F#4100MIEF410AC を電気的に発表した。(包々(/)) その後。所定の金型を吊い、エポキシネの御口415で リード書410の万里は子祭4108のみもR出させ て、全井を封止した。(田4(g)) ここでは、耳角の主型(日示していない)を思いたが

死之の面(丸部電子部)も丸し部及り止てまれば、デエ ししを製は必要としない。次いで、兵士されているのは 以子郎4-1-0 B上に年田ペーストモスクリーン印制によ り生布し、半田(ペースト)からなられれる様くし6モ 作品し、主見明の智慧対入止型半点体状度を作品した。 (R4 (h))

ı

母。年田からなる方郎女様(16の作者は、スクリーン 印刷に確定されるものではなく、リフローまたはポッチ イングギでも、色質品度と半温は含まとの皮膚に七貫な 果の年田が持られれば良い。

[0012]

【発明の別案】本見朝は、上足のように、 更なる断理質 止型申请体数器の基集性化。其義能化が求められる状況 のもと、平確弁数量パッケージサイズにおけるテップの 古有事を上げ。 半端非常量の小型化に対応させ、 国外基 低への実在都市を危机できる。如ち、田野高低への実象 を広も向上させることができる連合基礎の民気も可能と したものであり、保料に女会のTSOP年の小型パッケ ージに個具であった更なる多ピン化を実現した試験対比

【四面の原年な技術】

【図1】天石匠の御倉川入安年は井を住の祖耳が石田及 UEMMUD

【日2】天英氏のリードフレームの午回日

【図3】共気外のリードフレームの製造工芸部

【聞る】実施的の開放対止翌年編件放展の製造工製部


【図5】 実質例のリードフレームに地及技者 材を貼りつ けた状型の平面体


(育号の意味)


. . . .


100	素因以下因本素体数值
101	. 单端作象子
101A	総子部 (パッド部)
102	リード賞
102A	- M K K 7 K
1 0 2 B	外部电子器
102C	はボリード部
103	714
104	格里拉拿 H
105	. MAR
106	単田 (ベースト) からなる方針
写程	
200	リードフレーム
2 0 1	八郎相子郎
2 0 2	力 算能干部
2 0 3	か 尺 リード 章
204	205
2 U 'S	ភ ភ ឌ
300	リードフレームまれ
3 0 1	レジスト。

.









(0)

Japanese Patent Laid-Open Publication No. Heisei 8-125066

[TITLE OF THE INVENTION]

Resin Encapsulated Semiconductor Device, Lead Frame

5 Used Therein, and Fabrication Method for the Resin

Encapsulated Semiconductor Device

(CLAIMS)

15

20

- A resin encapsulated semiconductor device
 comprising:
 - a semiconductor chip;
 - a plurality of leads fixedly attached to a terminalend surface of the semiconductor chip by an insulating
 adhesive interposed between the semiconductor chip and the
 leads, each of the leads including integral portions, that
 is, an inner terminal portion adapted to be electrically
 connected to an associated one of terminals of the
 semiconductor chip, an outer terminal portion extending
 outwardly in a direction orthogonal to the terminal-end
 surface of the semiconductor chip and adapted to be
 connected to an external circuit, and a connecting lead
 portion adapted to connect the inner and outer terminal
 portions to each other; and
- outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor devic to be mounted on a circuit board, at least a part of th outer leads being externally exposed from a resin encapsulate.

2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.

3. A lead frame comprising:

10

20

a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;

each of the outer terminal portions of the leads
being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

5

10

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

15
4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive-interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

5

10

15

20

25

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form

4

an integral structure together, thereby protecting the entire portion of the lead frame;

- (3) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the schiconductor whip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;
- (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;
- (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and
- (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

5

10

15

20

[DETAILED DESCRIPTION OF THE INVENTION] [FIELD OF THE INVENTION]

The present invention relates to a resin encarsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

10 [DESCRIPTION OF THE PRICE ART]

5

15

20

25

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor device plastic packages have been advanced from surfacemounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal threedimensional package structure. In addition to an increase in integration degree and improvement in performance, there has also been growing demand for an increase in the number pins, thickness, and miniaturization of encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

20

25

::....

10

5

[SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices. Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

[MEANS FOR SOLVING THE SUBJECT DATTERS]

5

10

15

20

25

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate. The above semiconductor device can be embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

15

20

25

er e e^{ll} er somer e en

The present invention is also characterized by a method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached

5

10

15

20

25

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the leads being externally exposed from a resin outer encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the conn cting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

5

10

15

20

25

The Contract

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

(FUNCTIONS)

10

15

20

25

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device. the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of there above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

. 20

15

20

25

the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween, and cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the Thus, a plurality of leads each cut-off portions. including an inner terminal portion and an outer terminal portion integral with each other are mounted on a semiconductor chip. Accordingly, the present invention makes it possible to achieve a miniaturization of semiconductor devices. In accordance with the present invention, it is also possible to fabricate a resin encapsulated semiconductor device having an -increased number of pins.

20

25

5

10

15

[EMBODIMENTS]

Hereinafter, embodiments of the present invention associated with resin encapsulated semiconductor devices will be described in conjunction with the annexed drawings.

Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and the reference numeral 1B. 100 denotes the resin encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resin encapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment is fabricated using a lead frame which will be described In this resin encapsulated semiconductor hereinafter. device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this semiconductor device is mounted on a circuit board, the

5

10

15

20

25

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead The outer terminal portions 102B of the portion 102C. leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

5

10

15

20

25

each lead and outwardly exposed from the resin encapsulate 105.

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although ou er electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

5

10

15

20

25

mentioned above, the resin encapsulated As semiconductor device according to the illustrated embodiment has a package area substantially equal to the entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

5

10

15

20

25

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in the fabrication of the semiconductor device, as described

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copperbased alloy may be used.

5

10

15

20

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoreist films, a negative liquid-phase 25 resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

5

10

15

20

25

e distributed applying a second of a second of

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

5

10

15

20

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an ambodiment of the present invention will be described. Fig. 4 illustrates the method for fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m² for 1.0 second Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c)

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d). The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

5

10

15

20

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the semiconductor chip 411 (Fig. 4f).

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

(EFFECTS OF THE INVENTION)

5

10

15

As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possibl t reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor d vice. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.

The State of the S